

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



10/542131



(43) International Publication Date  
29 July 2004 (29.07.2004)

PCT

(10) International Publication Number  
WO 2004/063803 A1

(51) International Patent Classification<sup>7</sup>: G02F 1/1343,  
H01L 27/146

[DE/DE]; c/o Philips Intellectual Property & Standards  
GmbH, Weisshausstr. 2, 52066 Aachen (DE).

(21) International Application Number:  
PCT/IB2004/000020

(74) Agent: MEYER, Michael; Philips Intellectual Property &  
Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE).

(22) International Filing Date: 9 January 2004 (09.01.2004)

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,  
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,  
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,  
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
03100070.6 15 January 2003 (15.01.2003) EP

(71) Applicant (for DE only): PHILIPS INTELLECTUAL  
PROPERTY & STANDARDS GMBH [DE/DE]; Stein-  
damm 94, 20099 Hamburg (DE).

(71) Applicant (for all designated States except DE, US):  
KONINKLIJKE PHILIPS ELECTRONICS N.V.  
[NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven  
(NL).


(72) Inventor; and

(75) Inventor/Applicant (for US only): MAACK, Hanns-Ingo

(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), Euro-  
pean (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR,  
GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK,  
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,  
ML, MR, NE, SN, TD TG).

[Continued on next page]

(54) Title: DEVICE COMPRISING AN ARRAY OF ELECTRONIC ELEMENTS, BASED ON DIAGONAL LINE ROUTING



(57) Abstract: The invention relates to a device (1) having a matrix array of electronic field elements (F<sub>ij</sub>), which may for example be sensor elements of an X-ray detector or pixels of a display. The field elements (F<sub>ij</sub>) are connected to access lines (A<sub>i</sub>, D<sub>j</sub>) which, starting from a driver circuit (2, 3) at the border of the array, are routed in zigzag fashion along diagonals. In this way it is possible to provide address lines (A<sub>i</sub>) and data lines (D<sub>j</sub>) which are locally orthogonal to one another and make it possible for individual field elements (F<sub>ij</sub>) to be addressed unambiguously. The associated driver circuits (2, 3) may be arranged at the same border or at opposite borders of the matrix, so that an array of almost any desired length can be put together from the device (1) without gaps in one dimension.



**Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## Line routing in a matrix of field elements

The invention relates to a device comprising an array of electronic field elements, such as sensors for example, said array consisting of rows and columns in the form of a matrix. Furthermore, it relates to an electronic apparatus composed of a number of such devices and also to a method of accessing electronic field elements of an array consisting of rows and columns in the form of a matrix.

Matrix arrays of essentially identical electronic field elements exist in a large number of electronic devices. Important examples include detectors for electromagnetic radiation such as e.g. X-ray detectors and CCD chips, and also display devices such as e.g. LCD or LED displays. It is characteristic of such devices that each individual field element is connected via at least one access line to a (driver) circuit which is arranged at the border of the matrix of field elements. In almost all cases the lines run in the direction of the rows ("x direction") or the columns ("y direction"). By way of example, in the case of an X-ray detector the sensor elements are connected row-wise to address lines and column-wise to data lines so that, by activating an address line, the measured values (charges) of all sensor elements connected to the line can be read in parallel on the data lines. In the case of a CCD chip, the row lines and column lines together serve to individually address the field elements, where in each case the field element at the crossover point of an active row line and an active column line is activated. A disadvantage of the arrays described above is that, for the evaluation circuits, in each case space is required on two side borders of the matrix that are orthogonal to one another. Therefore, a maximum of four such devices can be put together without gaps to form a larger matrix.

For X-ray detectors, matrix arrays are also known in which the driver circuits for the address lines or data lines are arranged on both sides of the matrix. It is thus possible, for example, for the lower half and the upper half of a matrix to be read by in each case one dedicated evaluation circuit arranged at the lower or upper border respectively, and this, on account of parallel operation, allows a corresponding increase in the bandwidth to be achieved.

Furthermore, WO 02/063387 A1 discloses a display device in which the driver circuits for rows and columns are arranged at the same border of the matrix. The address lines, which run as rows, in this case need to be connected via connecting lines, which run as columns, to their circuit which is arranged at the border of the matrix. The length of the connection paths between the various rows of the array and the evaluation circuit therefore varies greatly.

Against this background, it is an object of the invention to provide, in a device having a matrix array of electronic field elements, an alternative routing of the connecting lines from the field elements to a circuit at the border of the array, which alternative routing is intended, in particular, also to make it possible to arrange two complementary access wirings at the same border or at opposite borders of the matrix.

This object is achieved by a device having the features of claim 1, by an apparatus having the features of claim 9 and by a method having the features of claim 10. Advantageous refinements are given in the subclaims.

The device according to the invention comprises an array which consists of electronic field elements arranged in rows and columns in the form of a matrix. Preferably, the field elements are identical or similar to one another. Furthermore, the designations "row" and "column" are interchangeable here and are to be understood primarily in the sense of a logical division, so that they are not limited in the strictly geometrical sense to a rectilinear alignment of the field elements.

The device further comprises a (first) set of access lines, where each field element is connected to precisely one of these access lines. The term "access line" is in this case to be understood in a broad sense such that operations of any type on this line involve all field elements connected thereto, that is to say "access" them. This includes in particular the operation of addressing, in which activation of the access line by applying a predefined signal level selects the connected field elements, that is to say places them in a certain state. Furthermore, the access line may, for example, in the context of a data line, also divert signals from the connected field elements. In addition, an access line, in the context of a reset line, may serve to place field elements in a defined state, for example by supplying current or voltage.

The course of any access line through the matrix of field elements is characterized by the following two features:

1. The access line runs in zigzag fashion along diagonals of the matrix from border column to border column. That is to say that the access line runs from one element of an border row, along a diagonal, until it reaches an border column of the matrix for the first time, where it turns and runs orthogonally to the original direction along the other diagonal of the matrix until it reaches the opposite border column, where it again turns orthogonally so as to again follow the first diagonal and so on.

2. At each of its turning points, the access line connects two field elements to one another, these field elements lying in the same border column in two successive rows. That is to say that the access line, at the end of a first diagonal, once it has reached a field element in an border column, jumps forward by one row, as a result of which it reaches the field element of a neighboring row in the same border column. From here, the access line then runs in the manner described above along the other diagonal again, further through the matrix. The extensions of the sections of the access line running along diagonals thus intersect one another at a point which lies about half a column width outside the matrix.

A device of the type defined above has a particularly advantageous routing of the access lines which runs essentially diagonally through the matrix array. A characteristic feature of this is that all access lines have essentially the same length and that each access line runs in a step-like manner from one field element to a field element which is adjacent thereto (diagonally or in the column direction). Despite the (functionally) rectangular shape of the matrix array of field elements, by virtue of these two properties a uniform connection of the field elements along diagonals is made possible, and this may be advantageous in many applications.

An important application of this type lies in a development of the device, in which there is a second set of access lines within the context defined above. For reasons of distinguishability, these second access lines will be referred to hereinafter as "secondary lines", although there is a priori no difference from the access lines as claimed in claim 1. In said development of the device, each field element is connected to precisely one of the secondary lines, where each secondary line runs in zigzag fashion along diagonals of the array from border column to border column and at each turning point connects two field elements which lie in the same border column and two successive rows. The secondary lines thus satisfy all the criteria of access lines as claimed in claim 1, so that a device having (only) the secondary lines would also fall within the scope of protection of said claim. The particular interaction of access lines and secondary lines consists in that any given access line and any given secondary line together make contact with precisely one field element. Each

field element is therefore connected to precisely one access line and to precisely one secondary line, although there are no two field elements which would simultaneously be connected to the same access line and the same secondary line.

In the development described above, a coupling of the field elements to access  
5 lines and secondary lines is achieved which corresponds in functional terms to the row and column connections of conventional matrix arrays. That is to say that, in addressing applications, each field element can be selected individually by activating the associated access line and secondary line. The access lines and the secondary lines can thus serve to select the addressing of individual field elements. In a similar way, in sensor applications, all  
10 field elements connected to an access line can be activated and their signals can be read via a respectively dedicated secondary (data) line. That is to say that the secondary lines serve for reading data from field elements that can be selected via access lines.

On account of the particular zigzag course of the access lines and secondary lines, the driver circuits of the access lines and secondary lines can be arranged at any border  
15 of the matrix without any additional complexity for the line routing. In particular, they can therefore be arranged both at the same border or at opposite borders, which makes it possible to put together any number of devices without gaps at least in one dimension. The invention thus also relates to a device having in each case one driver circuit for the access lines and the secondary lines, where the driver circuits are located at the same border or at opposite  
20 borders of the matrix array.

The field elements may be almost any electronic units which are to be used in a matrix array. Preferred examples of such field elements are: sensors, in particular detector elements for electromagnetic radiation, such as X-radiation for example; signal-emitting units, in particular pixels of a display; memory cells for data; and actuators such as  
25 micromechanical servomotors for a reflective surface consisting of micromirrors. The diagonal line routing and in particular the one-sided array of driver circuits of two corresponding access line systems can be used advantageously in many applications.

According to another development of the device, the latter has a further set of access lines which pass through the array of field elements in the column direction without  
30 making contact with field elements. Such a device can be supplemented by rows of additional field elements, where access can be made to the additional field elements by means of the further access lines and where the associated driver circuit lies on the same border of the overall array as the driver circuit for the (first) access lines. In this way, the height of a matrix array of field elements can be made to be of almost any size (even if in practice primarily

only a doubling in height ever occurs), where the individual height sections are preferably all internally wired with access lines running in zigzag fashion.

When in the abovementioned device the access lines are to run in sections “along diagonals” of the matrix array, this phrase is to be understood with reference to a scale in the order of magnitude of the field elements. In particular, an access line is considered to run “along a diagonal” if it remains in a strip having approximately twice the width of a field element about the diagonal. The “microscopic” geometric course of the access lines therefore does not strictly need to follow a straight line. Preferably, the access lines run in a stepped manner along the direction of the diagonals, so that they can in each case be routed to the border of the field elements and do not cross, for example, sensory areas of the field elements.

The invention further relates to an electronic apparatus having an array of field elements arranged in rows and columns in the form of a matrix, which apparatus is composed of devices of the type mentioned above. Since in such devices the driver circuits for the access lines (including the so-called secondary lines) can be arranged at one border or at opposite borders of the matrix, matrices of field elements of almost any desired length can be put together from said devices without gaps at least in one direction.

Furthermore, the invention relates to a method of accessing electronic field elements of an array of field elements consisting of rows and columns in the form of a matrix, where “accessing” can mean addressing or reading of data for example. In the method, in each case all field elements along a line are accessed at the same time, where the line runs in zigzag fashion along diagonals of the array from border column to border column of the array and at each turning point connects two field elements from the same border column and two successive rows to one another.

The method may in particular be implemented with a device of the type mentioned above. It may furthermore be developed by the features emerging from the variants of this device. The advantage of the method, as mentioned in connection with the device, lies in the fact that, starting from an border row of the matrix array, a successive sequence of adjacent field elements along matrix diagonals can be addressed.

The invention will be further described with reference to examples of embodiments shown in the drawings to which, however, the invention is not restricted.

Fig. 1 shows separately, for an array according to the invention having  $8 \times 8$  electronic field elements, the routing of the address lines (on the left) and of the data lines (on the right).

Fig. 2 shows the routing of the access lines in a non-square matrix array of  
5 field elements.

Fig. 3 shows a device having a one-sided array of the driver circuits of address lines and data lines.

Fig. 4 shows a device having a two-sided array of the driver circuits of address lines and data lines.

10 Fig. 5 shows an apparatus composed of a number of devices according to the invention as shown in Fig. 3.

Fig. 6 shows an apparatus composed of a number of devices according to the invention as shown in Fig. 4.

15 Fig. 7 shows a non-square array of field elements having wiring of the address lines starting from an border side, which wiring is divided into two sections.

Fig. 8 shows the "microscopic" course of access lines along the field elements.

20 Fig. 1 shows (twice for a better representation) a square  $8 \times 8$  matrix array 1 of sixty-four electronic field elements  $F_{11}, \dots, F_{18}, \dots, F_{(i-1)j}, \dots, F_{ij}, \dots, F_{81}, \dots, F_{88}$ . The field elements may be almost any electronic units which are arranged in such a matrix. In particular, the field elements may be pixels of an LCD, LED or TFT display or the like, as are used for example for flat-screen displays in notebooks, palmtops, mobile telephones and also for large displays in airports or the like. In another refinement shown below in a  
25 representative manner, the field elements are sensor units of an X-ray detector.

In such arrays, the field elements are usually contacted along rows  $i$  by row access lines and along columns  $j$  by column access lines, where, based on the use of an X-ray detector, the row access lines will be referred to below, without limiting the general nature thereof, as "address lines" and the column access lines will be referred to as "data lines" (or  
30 also "secondary lines"). In the prior art, the driver circuits for the address lines are arranged along an border column and the driver circuits for the data lines are arranged along an border row. This is disadvantageous in that two borders of the matrix array which are orthogonal to one another are "blocked" by the driver circuits. Therefore, a maximum of four such matrix arrays (in each case rotated through  $90^\circ$  with respect to one another) can be put together



without gaps to form a larger matrix, where two of these matrix arrays still generally have to be designed in the form of a mirror image in terms of the data lines and address lines, so that in the larger matrix all data driver circuits and address driver circuits come to lie at the same border.

5 In order to avoid these disadvantages, according to the invention the routing of the address lines  $A_i$  and of the data lines  $D_k$  which is shown in Fig. 1 – for the sake of clarity shown separately on the left and on the right, respectively – is proposed (note: the lines are in each case not connected at their crossover points). As can be seen, for example, from the address line  $A_1$  shown in bold in the figure, the course of the address lines can be

10 characterized as follows (the same applies for the data lines):

- Starting from a driver circuit 2, the address line  $A_1$  begins at a field element ( $F_{86}$ ) in the last border row of the matrix array 1;
- The address line  $A_1$  runs along a first diagonal until it reaches, in row  $i$ , an border column of the array (in the example, the left-hand border column having the field elements  $F_{*1}$ ) at a field element  $F_{ij}$  (in the example:  $i=3, j=1$ );
- 15 - The address line  $A_1$  runs from the reached field element  $F_{ij}$  to the above-lying field element  $F_{(i-1)j}$  of the preceding row ( $i-1$ ) of the same border column;
- The address line  $A_1$  turns so that it is orthogonal to its original diagonal course and runs further along a diagonal of the array 1 which is rotated through  $90^\circ$ ;
- 20 - Upon reaching the first border row of the array (having the field elements  $F_{1*}$ ), the address line  $A_1$  ends.

All field elements on which the address line runs are connected to the address line  $A_1$  (see field elements marked in black in Fig. 1). Based on the above prescribed course for the address lines  $A_i$ , in the matrix 1 shown in Fig. 1 there are only two possibilities to

25 connect all the field elements  $F_{ij}$ , namely, on the one hand, the possibility shown on the left for the address lines  $A_i$  and, on the other hand, the possibility shown on the right for the data lines  $D_k$ . This results, for example, from the fact that, for a line beginning at the corner field element  $F_{81}$ , there are only the course variants shown on the left and on the right in Fig. 1, where the courses of the other lines compulsorily arise from the respectively selected variant

30 if the above criteria in this respect are to be met.

It is characteristic of the described line routing that

- each field element  $F_{ij}$  is connected to precisely one address line  $A_i$  and precisely one data line  $D_k$ ;

no two field elements are connected to the same address line  $A_i$  and the same data line  $D_k$ .

By virtue of these properties, using the line routing shown, an access to the field elements is possible which corresponds in functional terms to the row and column  
5 addressing of conventional routings. By way of example, access can be made to the field element  $F_{ij}$  marked with a cross in Fig. 1 by means of the lines  $A_i$  and  $D_k$  individually, said lines being shown in bold. If the field element  $F_{ij}$  were to be, for example, a light-emitting diode LED of a display, this could be activated by simultaneous activation of the address line  $A_i$  and of the "secondary line"  $D_k$ . If, on the other hand, the field elements are, as assumed,  
10 sensor elements of an X-ray detector, the marked field element  $F_{ij}$  would be selected by activating the address line  $A_i$  and its data would then be passed over the data line  $D_k$  to the evaluation circuit 3 connected to the data lines. On account of the locally right-angled course of address lines  $A_i$  and data lines  $D_k$ , it is ensured that all field elements (shown in black in Fig. 1) selected by the address line  $A_i$  can be read on separate data lines.

15 In the zigzag-type line routing shown in Fig. 1, it is advantageous that in the case of a diagonal course of the lines within the matrix array 1, all access lines are (essentially) the same length and always connect, in a step-like manner, two field elements that are adjacent (diagonally or in terms of rows). Relatively large irregularities in the coupling, which may be noticeable in artifacts in electronic evaluation or control, are thereby  
20 avoided. Furthermore, compared to the conventional line routing in terms of rows and columns, it is advantageous that, in the event of a failure of adjacent address lines or data lines, it is not a double row or double column that is disrupted, but rather the relevant pixels are (predominantly) isolated, that is to say are surrounded by functioning pixels. In this way, a much easier and more precise error correction can be carried out by interpolating the faulty  
25 pixels.

In the case of X-ray detectors on a TFT basis, besides a data line and an address line an additional reset line or "bias line" is required at each sensor element. These are not used to individually address sensor elements, but rather the reset lines serve to initialize or delete the image points before or after the reading of an image. The reset lines  
30 may likewise be routed "in zigzag fashion" as in the case of the abovementioned address lines  $A_i$  or data lines  $D_k$ . For example, the line system shown on the left in Fig. 1 could be provided in an identical manner for the reset lines. However, since the reset lines do not individually address the sensor elements, a simple linear routing of the reset lines along columns (or rows) can be combined with the zigzag array of the address lines and data lines.

Fig. 2 shows a non-square  $8 \times 12$  matrix array 11 of field elements  $F_{ij}$  together with the address lines  $A_i$  routed as defined above. The routing of the secondary lines (data lines or second set of address lines) is similar to that shown in Fig. 1 and is not shown in any more detail. In order that the address lines and the data lines allow individual access to the field elements  $F_{ij}$ , as is shown at least one set of these lines must start from the longer side of the matrix array.

Fig. 3 shows the array of Fig. 1 again in a joint representation of the address lines and data lines. The important advantage of the proposed line routing, which has not yet been discussed, can be seen here in that the driver circuits 2 and 3 for the address lines and the data lines can be arranged at the same border below the matrix array 1. This in turn allows the construction, as shown in Fig. 5, of an apparatus having a matrix array of field elements which is of almost any desired length in the x direction and is made up of a number of devices 1 as shown in Fig. 3 (so-called "multi-butting"). To double the height, two such devices could be placed on top of one another by their uppermost border rows, rotated through  $180^\circ$  (not shown).

Fig. 4 shows an alternative device 21 in which the address lines and data lines are routed within the matrix array as shown in Fig. 1 or Fig. 3, but with the driver circuit 22 for the address lines being provided at the lower border of the array 21 and the driver circuit 23 for the data lines being provided at the opposite, upper border of the array 21. One advantage of such an array lies in the fact that the line supply to a driver circuit does not have to traverse the other driver circuit. As shown in Fig. 6, the advantage is additionally also retained that in the x direction a gap-less matrix array of such devices 21 which is of almost any desired length is provided.

Fig. 7 shows a modified device 31 in which, based on the array shown in Fig. 1, twice the number of rows of field elements are provided. The lower section 31a in the figure, of  $8 \times 8$  field elements, is connected to address lines  $A_i$  and data lines  $D_k$  in a manner similar to Fig. 1, where only one representative of these is shown in Fig. 7. The address lines  $A_i$  are supplied, at the lower border of the array, to a driver circuit 32a, while the data lines  $D_k$  come from a driver circuit 33 which in the example shown is also located at the lower border.

The coupling of the upper  $8 \times 8$  section 31b of the device 31 is effected, with respect to the data lines  $D_k$ , by the continual extension thereof in accordance with the basic zigzag course. In order to ensure the unambiguous nature of the access to the field elements, separate address lines  $A_i'$  must be provided for the upper section 31b. In the example of Fig.

7, starting from a driver circuit 32b arranged at the lower border, these run in a column-like manner in a straight line through the lower matrix section 31a, without making contact with field elements there. Starting from the lowermost row of the upper section 31b, the separate address lines  $A_i'$  then run through this section 31b in the known zigzag fashion. In this way, a  
5 matrix array 31 of twice the height can be addressed by electronics arranged on one side.

As a modification of the embodiment shown in Fig. 7, it is of course also possible for parts of the driver circuits, for instance the driver circuit 33 for the data lines and/or the driver circuit 32b for the second set of address lines  $A_i'$ , to be arranged at the upper border of the matrix array 31. In a manner similar to that shown in Figs. 5 and 6, an  
10 array that is of any desired length in one direction can furthermore be produced from devices 31 as shown in Fig. 7 which are contacted on one side or two sides.

Fig. 8 schematically shows the "microscopic" course of in each case one address line  $A_i$  and one data line  $D_k$  shown in a representative manner. These lines do not need to run strictly along a geometric straight line, but rather can follow the diagonals of the  
15 matrix array in the center, in particular in a stepped manner as shown. By means of the stepped course, the lines are routed along at the outer border of the field elements  $F_{ij}$ , where they make contact with the latter in each case at a point 4 or 5.

## CLAIMS:

1. A device comprising an array (1, 11, 21, 31a, 31b) of electronic field elements ( $F_{ij}$ ), said array consisting of rows (i) and columns (j) in the form of a matrix, wherein
  - a) each field element ( $F_{ij}$ ) is connected to precisely one access line ( $A_l$ ,  $D_k$ ) among a set of several access lines, and
  - 5 b) each access line ( $A_l$ ,  $D_k$ ) runs in zigzag fashion along diagonals of the array (1, 11, 21, 31a, 31b) from border column to border column and at each turning point connects two field elements ( $F_{ij}$ ,  $F_{(i-1)j}$ ) from the same border column and two successive rows.
2. A device as claimed in claim 1, characterized in that
  - 10 c) each field element ( $F_{ij}$ ) is connected to precisely one secondary line ( $D_k$ ) among a set of several secondary lines,
  - d) each secondary line ( $D_k$ ) runs in zigzag fashion along diagonals of the array (1, 11, 21, 31a, 31b) from border column to border column and at each turning point connects two field elements ( $F_{(i+1)j}$ ,  $F_{ij}$ ) from the same border column and two successive rows, and
  - 15 e) any given access line ( $A_l$ ) and any given secondary line ( $D_k$ ) in each case together make contact with precisely one field element ( $F_{ij}$ ).
3. A device as claimed in claim 1, characterized in that the field elements ( $F_{ij}$ ) are sensors, in particular detector elements for X-radiation, signal-emitting elements, in  
20 particular pixels of a display, memory cells and/or actuators.
4. A device as claimed in claim 2, characterized in that the access lines ( $A_l$ ) and the secondary lines ( $D_k$ ) serve to select the addressing of individual field elements ( $F_{ij}$ ).
- 25 5. A device as claimed in claim 2, characterized in that the secondary lines ( $D_k$ ) serve to read data from field elements ( $F_{ij}$ ) which can be selected via an access line ( $A_l$ ).

6. A device as claimed in claim 2, characterized in that the access lines ( $A_l$ ) and the secondary lines ( $D_k$ ) are in each case connected to a driver circuit (2, 12, 22, 32a, 32b; 3, 23, 33), where the driver circuits are provided at the same border or at opposite borders of the array (1, 11, 21, 31a, 31b).

5

7. A device as claimed in claim 1, characterized in that it has a second set of access lines ( $A_l'$ ), which access lines pass through the array (31a) of field elements in the column direction without making contact with field elements.

10 8. A device as claimed in claim 1, characterized in that the access lines ( $A_l$ ,  $D_k$ ) run in a stepped manner along the diagonals.

9. An electronic apparatus having an array of field elements ( $F_{ij}$ ) arranged in rows and columns in the form of a matrix, which apparatus is composed of devices (1, 11, 21, 15 31a, 31b) as claimed in claim 1.

10. A method of accessing electronic field elements ( $F_{ij}$ ) of an array (1, 11, 21, 31a, 31b) consisting of rows (i) and columns (j) in the form of a matrix, where access is in each case made simultaneously to all field elements ( $F_{ij}$ ) along a line which runs in zigzag 20 fashion along diagonals of the array (1, 11, 21, 31a, 31b) from border column to border column and at each turning point connects two field elements from the same border column and two successive rows.




FIG.1

2/4




FIG. 2




FIG. 3

FIG. 4



3/4




FIG. 5




FIG. 6




FIG. 7




FIG.8

# INTERNATIONAL SEARCH REPORT

IB2004/000020

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 G02F1/1343 H01L27/146

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 G02F H01L G06F G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WANG D C: "Novel routing schemes for IC layout part I: two-layer channel routing", PROCEEDINGS OF THE ACM/IEEE DESIGN AUTOMATION CONFERENCE, SAN FRANCISCO, JUNE 17 - 21, 1991, PROCEEDINGS OF THE ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), NEW YORK, IEEE, US, VOL. CONF. 28, PAGE(S) 49-53 XP010575290 ISBN: 0-89791-395-7 paragraphs [0001]-[03.6]; figures 2,5,6	1-10
Y	US 2002/109658 A1 (NOGUCHI YUKIHIRO) 15 August 2002 (2002-08-15) paragraph [0017] - paragraph [0023] paragraph [0043] - paragraph [0045] paragraphs [0052], [0055], [0066] figures 1-6 claim 1	1-10

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"Z" document member of the same patent family

Date of the actual completion of the international search

19 April 2004

Date of mailing of the international search report

27/05/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3016

Authorized officer

Cossu, A

## INTERNATIONAL SEARCH REPORT

71B2004/000020

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 02, 29 February 2000 (2000-02-29) & JP 11 305681 A (CASIO COMPUT CO LTD); 5 November 1999 (1999-11-05) abstract	1-4,6,7, 10
A	--- US 6 172 729 B1 (IKEDA MUNEHIRO) 9 January 2001 (2001-01-09) column 3, line 6-10 column 6, line 59 - line 65; figures 1,2 claim 1	1-4,8,10
A	--- PATENT ABSTRACTS OF JAPAN vol. 015, no. 152 (E-1057), 17 April 1991 (1991-04-17) -& JP 03 027684 A (OLYMPUS OPTICAL CO LTD), 6 February 1991 (1991-02-06) abstract figures 1,4,5	6
A	--- US 5 502 319 A (KIM BUM-SIK) 26 March 1996 (1996-03-26) column 3, line 40 -column 5, line 12 figures 2A,3- claim 1	1-5,8,10
A	--- WANG D C ET AL: "Crossing distribution (circuit layout CAD)" PROCEEDINGS OF THE EUROPEAN DESIGN AUTOMATION CONFERENCE (EURO-DAC). HAMBURG, SEPT. 7 - 10, 1992, LOS ALAMITOS, IEEE COMP. SOC. PRESS, US, vol. CONF. 1, 7 September 1992 (1992-09-07), pages 354-361, XP010028720 ISBN: 0-8186-2780-8 the whole document	1-10
A	--- WANG D C: "PAD PLACEMENT AND RING ROUTING FOR CUSTOM CHIP LAYOUT *", PROCEEDINGS OF THE ACM / IEEE DESIGN AUTOMATION CONFERENCE. ORLANDO, JUNE 24 - 28, 1990, PROCEEDINGS OF THE ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), NEW YORK, IEEE, US, VOL. CONF. 27, PAGE(S) 193-199 XP000245007 ISBN: 0-89791-363-9 the whole document -----	1-10

## INTERNATIONAL SEARCH REPORT

P/IB2004/000020

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2002109658	A1	15-08-2002	JP 2002244578 A	30-08-2002
JP 11305681	A	05-11-1999	NONE	
US 6172729	B1	09-01-2001	JP 3036512 B2	24-04-2000
			JP 11337971 A	10-12-1999
JP 03027684	A	06-02-1991	NONE	
US 5502319	A	26-03-1996	KR 9601182 B1	19-01-1996
			DE 4316906 A1	02-12-1993
			JP 2052457 C	10-05-1996
			JP 6140618 A	20-05-1994
			JP 7085503 B	13-09-1995